This paper presents the application specific integrated circuit (ASIC) implementation of an intelligent controller for a reconfigurable data acquisition (DAQ) system. The DAQ system is employed in a digital relay for power system protection application. The controller is the intelligence behind the reconfigurable architecture. It continuously monitors the voltages and currents to detect the appearance of an abnormal condition on the power transmission network. Then it will send signals to adjust DAQ system sampling speed and filter cut-off frequency for properly detecting the fault location and properly analysing the fault. A novel approach to determine the line impedance angle has been proposed. This approach eliminates the square-root and arc-tan operations to reduce the cost of the semi-custom ASIC implementation of the intelligent controller. Analysis revealed that the intelligent controller achieved a maximum operating frequency of 100MHz, with 10ns critical path delay. The controller core utilises an area of 1.9mm 2 .
the system are the sampling rate of the data conversion circuit, the anti-aliasing filter's cut-off frequency and the amplifier gain. This approach enables a large reduction of data throughput and a host CPU processing time saving. This also allows a reduction of the system need for data storage and hence correspondingly reduces the system complexity.
In this paper, a flexible semi-custom application specific integrated circuit (ASIC) implementation of an intelligent control algorithm is presented. The complexity of control algorithm has been reduced using a novel approach to reduce the cost a semi-custom ASIC implementation. The control algorithm was realised in VHDL register transfer level (RTL) and synthesised using the standard cell NEC 0.25 micron CMOS process. The control unit is flexible where the system information can be pre-programmed. Upon the programmed condition, it enters a real-time reconfigurable mode, where it continuously monitors the operating conditions of that application, and accordingly reconfigures the parameters of the data acquisition system for power system protection application.
The paper is organised as follows: Section 2 discusses the reconfigurable architecture of the proposed DAQ chip. Section 3 presents the in-depth design and implementation of an intelligent control unit for the proposed reconfigurable architecture. Simulation results will be shown in Section 4. Finally, the conclusion and discussion will be drawn in Section 5.
RECONFIGURABLE DAQ SYSTEM ARCHITECTURE
The reconfigurable architecture of a DAQ system, as illustrated in Figure 1 , has been implemented in [7] . It consists of an intelligent control unit and a full custom DAQ unit with a variable cut-off frequency anti-aliasing filter. The DAQ unit sampling frequency is also variable by changing the system master clock generator. The controller is the intelligence behind the reconfigurable architecture. It continuously monitors the voltages and currents to detect the appearance of an abnormal condition on the power transmission network. Then it will send signals to adjust DAQ system sampling speed and filter cut-off frequency for properly detecting the fault location and properly analysing the fault.
An abnormal condition on the power system can be detected from only three samples. Let v(t-∆t), v(t) and v(t+ ∆t) be the three sampled taken at short intervals. The line voltage, then, will be expressed by: 
Using trapezoidal rule, v ' (t) can be estimated by:
In the similar manner, i ' (t) will be evaluated. Hence, the line impedance magnitude can be calculated based on the squares of voltage and current magnitudes as follows [5] :
The impedance phase angle can be found from the formula [5] : Figure 2 shows the flow chat of the reconfigurable algorithm of the DAQ system. At the normal conditions, the designed DAQ system operates at a low sampling speed. Based on the above algorithm the magnitude and phase angle of line impedances will be estimated and compared with typical impedance magnitude and phase angle respectively, allowing a margin for possible measured errors. When an abnormal condition of transmission line is detected, an error will be generated to the cental CPU and the DAQ system will automatically increase its sampling speed and the filter cut-off frequency so that more data will be available allowing cental CPU to accurately determine the fault location in order to generate trip signals and for later trip signal analysis.
ASIC IMPLEMENTATION OF THE SYSTEM INTELLIGENT CONTROL ALGORITHMS
The intelligent control unit, discussed in section 2, has been implemented on a Digital Signal Processing (DSP) core [7] . This approach, however, disadvantages the proposed reconfigurable DAQ architecture since the required additional DSP core drastically increases system complexity, size, power consumption and cost. Furthermore, it is difficult to integrate the supplementary DSP core on the same IC with the full-custom DAQ system. This section of the paper describes the semi-custom ASIC implementation of the intelligent controller using a novel approach to reduce the cost of the controller implementation. Advantages of implementing the combined intelligent controller on ASIC over the DSP approach include high speed, low cost and low power properties.
Algorithm Implementation Considerations:
Achieving high speed with reduced complexity and size and minimal power dissipation is considered for the implementation of the intelligent controller. As observed from equations (4) and (5), the control algorithm for power system protection application contains square-root and arc-tan operations that are complex to realise in hardware and will significantly increase the controller delay, complexity, power consumption, and size. To overcome these issues, two approaches have been proposed.
Firstly, to eliminate the square-root operation, the square of the actual magnitude of the protected line impedance will be evaluated and compared to its typical value, instead of the line impedance magnitude. The typical value of the line impedance magnitude is stored in an electrically erasable programmable read-only memory (EEPROM), allowing users to re-program the impedance data when the relay is transferred to another line. When reading the impedance information from the EPPROM, the controller automatically takes the square of the impedance magnitude and compares it to the measured value.
Secondly, to eliminate the arc-tan function to reduce the cost of the control algorithm implementation, a novel approach to determine the phase angle of the protected transmission line is proposed as follows:
Recall from equation (1), let v(t) and i(t) be the instant line voltage and current seen from the relay, which can be expressed by [5] : However, equation (9) implies that a square-root operation will be required to determine the magnitudes of voltage and current. To eliminate the square-root operation when realising the control algorithm in hardware, the square of the sine of the line impedance angle will be used instead.
The sign of impedance angle is determined by:
This proof will also be valid when i(t) is lagging compared to v(t), in which case will result in a negative impedance phase angle. Moreover, this approach has been considered when v(t) and i(t) are located in other quadrants and proved to be valid.
In conclusion, to eliminate the arc-tan operation, the square of the sine of the impedance phase angle of the protected line impedance (with sign), instead of the impedance phase angle, will be evaluated and compared to the square of its typical value, which is stored in an EEPROM.
The control algorithm for power system application, presented in Figure 2 , has been modified to reduce the cost of its ASIC implementation and illustrated in Figure 4 . It is noticed that the sign of the line impedance phase angle will only be compared to the typical value when the phase angle (φ line ) is greater than a margin value (Min_margin), to avoid possible errors when the phase angle is approximately equal to zero. 
Structural Design Implementation:
This section presents implementation of the intelligent controller for power system protection application. The intelligent controller has been hardware partitioned for an ASIC implementation, which is illustrated in Figure 5. 
SIMULATION RESULTS
The control algorithm was realised in Very High Speed Integrated Circuit Hardware Description Language (VHDL) -Register Transfer Level (RTL) and synthesised using a standard cell NEC 0.25-micron CMOS process, in Synopsys Design Complier. Figure 6 presents the top-level entity of the ASIC and the corresponding synthesised schematic is presented in Figure 7 . A word length of 12 bits is used for the D signal to control the power system application. The R_NW input signal is required to address the DAQ system to read data from the EEPROM or write a new data to the EEPROM. The Clock signal is the system clock. The Ch_Sel signal is used to select the input channel for processing. The output Sampling_clk will control the DAQ system master clock to change its sampling rate. Filter_clk signal will be sent to the on-chip filter while PGA_Sel signal will decide the gain of the PGA. The Error signal will notify the host CPU of any abnormal condition detected on the protected transmission line. ROM_clk is the clock of the internal EPPROM of the controller. Data_in, having a word length of 13 bits, is the input data to re-program the EPPROM. Sub-Sel signal is an additional address signal required to specify the location on the EPPROM to store the re-programmed input data. In_clk signal is required so that the clock generator in the controller is able to generate the Sampling_clk and Filter_clk signals. The performance analysis was carried out on the ASIC to ensure that it meets the timing requirement as well as the power requirements. The analysis was carried out at synthesis stage in Synopsys Design Compiler. Table 1 presents the simulated attributes of the intelligent controller ASIC at synthesis stage. 
CONCLUSION
This paper presented the semi-custom ASIC implementation of an intelligent controller for a reconfigurable DAQ architecture for power system protection application. The reconfigurable DAQ architecture is highly efficient for power system protection application. At the normal operating conditions, the proposed reconfigurable DAQ architecture operates at a low sampling speed and the anti-aliasing filter cut-off frequency is adjusted accordingly. This approach leads to a low data throughput and a host CPU processing time saving, enabling a reduction of the system need for data storage and hence accordingly reducing the system complexity. The reconfigurable DAQ architecture is capable of reconfiguring its characteristics, such as increasing its sampling rate, depending on the occurrence of a fault in the network. High-speed sampling permits the system to not only accurately detect and locate the fault but also capture sufficient information for further analysis.
A novel approach to determine the line impedance angle has been proposed. This approach eliminates the square-root and arc-tan operations to reduce the cost of the semi-custom ASIC implementation of the intelligent controller. Analysis revealed that the intelligent controller achieved a maximum operating frequency of 100MHz, with 10ns critical path delay. The result indicates that it meets the timing requirements of the reconfigurable DAQ architecture when it operates at its normal sampling rate of 10kS/s. The controller core utilises an area of 1.9mm
